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3The ATLAS Inner Detector
Critical for charged-particle tracking, B hadron and τ tagging






(3 Barrels and 3 x 2 End-Cap Disks)
Semiconductor Tracker (SCT)
(4 Barrels and 9 x 2 End-Cap Disks)
Transition Radiation Tracker (TRT)
(Axial Barrel Straws and Radial End-Cap)
4Pixel Tracker Module
Each Pixel Module has
16 Front-End ICs
• 2880 channels / IC 
• 18 columns x 160 rows
• Bump bonds to sensor
One Module Controller Chip
• Collects data from                                              
the 16 FE chips
• Translates commands into    
chip signals
Total Number of Modules
1456 (Barrels)













There are over 80 million channels in the 
ATLAS Pixel Tracker
ATLAS Pixel Module (46080 channels)  Pixel Size: 50 x 400 μm
Module Controller Chip (MCC)
Front-End ICs 
(x16)
Flexible PCB Sensor (between PCB and IC)
5Semiconductor Tracker Module
Each side of an SCT Module has
Two silicon sensors
• Manufactured by Hamamatsu
• 768 instrumented strips at an 80 μm pitch




• Data Compression Logic
• Read-out Buffer
Total number of modules:
2112 (Barrels)
988 x 2 (End-caps)
Read-out Rate:















40 milliradian stereo angle
between sides provides 
resolution in the axial 
direction
There are over 6.2 million channels in the 
ATLAS Semiconductor Tracker
ATLAS SCT Module (1536 channels)  Pitch: 80 μm
6Data Acquisition Hardware
The ROD (Read Out Driver) is central to the DAQ chain
















(Timing, Trigger & Control) (TIming Module)













































Secondary purpose: Calibrations / Monitoring
FPGAs for time-critical functions (Event Data Path)
DSPs for configuration, ROD control, calibrations and monitoring
Primary purpose: Module configuration, Trigger propagation, Data formatting
A hybrid of FPGAs and DSPs
Event Data
Configuration & Triggers






















9ROD Controller (FPGA) and Master DSP
The Master DSP (MDSP) has ROD and BOC registers connected to one of 
its EMIFs (External Memory InterFace)
Host Port Interface to 
Slave DSPs
Read/Write to ROD FPGAs, BOC
Master DSP
Read/Write to Master DSP




















TIM Data and Commands
Generate 
Dynamic




















The Master DSP is a Texas Instruments 6201 
integer DSPs running at 160 MHz 
it is used for configuration & control 




The Pixel MCC and the SCT ABCD3TA each return a bit stream
The BOC splits these into individual 40 MHz streams
The ROD Input Links receive the data streams from the BOC
• 40 MHz output: The Pixel Barrel Layer-2 and the SCT
• 80 MHz output: The Pixel Barrel Layer-1 and the Pixel Endcaps
• 160 MHz output: The Pixel Barrel B-Layer
Thanks to Andreas Korn (LBNL) for the 
Input Memory FIFO capturesEvent Header: 11101
Time
Input Link Number [0,47]















































































































































The Input Memory FIFO is capable of
recording event data from the Links and playing 
these through the ROD

















Purpose: Serial-to-parallel conversion 
(word data), detect module packet errors 
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Output FIFO Data (43 bits)
Output FIFO Data (43 bits)







































































































































L1 & BC IDs
Event Data
& Trigger Type
Dynamic Mask EventMems A, B and C are 
useful for debugging work 
Link Num. (6 bits)









Formatter Num. (2 bits)
Formatter Num. (2 bits)
Link Num. (4 bits)







Purpose: Collect Formatter 
output, check L1 and BC 
IDs, count errors, generate 
Event Header & Trailer 
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Error Counting and Handling
One of the primary purposes of the Formatters and the EFB:
To identify and count errors found inside of the event data
The types of errors are stored inside of the event header and trailer words:





Example for the SCT event format
is shown 
B = BC ID Error
C = Cluster base address
F = Front-End number
f = Error in the first hit
H = Header/Trailer Limit Error
K = Condensed mode
L = L1 ID Error
M = Link Number
P = Preamble Error
s =  Error in the second hit
T = Time-out Error
V = Data Overflow Error
x = (filled with 0 by the ROD)
Z = Trailer Bit Error
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ROD Router (FPGA) & Slave DSPs





Event Type: ATLAS, 
ROD or TIM
2 Traps
Event Type: ATLAS, 
ROD or TIM
2 Traps
Event Type: ATLAS, 
ROD or TIM
2 Traps
Event Type: ATLAS, 
ROD or TIM
DMA Transfer Engine
256 32-bit word blocks
DMA Transfer Engine
256 32-bit word blocks
DMA Transfer Engine
256 32-bit word blocks
DMA Transfer Engine























































Output FIFO (43 bits)
Event Header and
Trailer Data (32 bits)
Texas Instruments 6713 floating point DSPs running at 220 
MHz for monitoring and calibration histogramming
Purpose: Route formatted data to   
Level-2 and/or Slave DSPs (histogram)  
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ROD Communication: Registers
These communication registers are blocks of 32-bit words at the start of the 
DSP’s internal memory
The Master DSP regularly checks Communication Registers
This is done while inside of the main loop (infinite) of the DSP code
MDSP polls these registers watching for requests from the Host (user)
Quite a few different types of Communication Registers
General Status (number of current tasks running, is event trapping engaged, etc.)
Dedicated Histogramming Registers (scan statistics, coordinate actions)
Event Trapping Command & Status Registers (set trapping parameters, event statistics)
General Purpose Command Register (receive host requests)
Memory-map Register (set at initialization; points to the memory map in external memory)
Task Status Register (indicates current state of tasks running on the ROD)
Registers specific to Inter-DSP communication
Counter Register (ticks over with every iteration of the main loop)
Reserved Misc. registers for debugging purposes 
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ROD Communication: Lists and Primitives
ROD FPGA registers are mapped in the Master DSP memory space
A system of primitives allows the MDSP to remain in control of its memory while 
receiving commands from the host 
Primitives exist for:
• Reading and writing FPGA registers
• Reading and writing regions of Master DSP memory
• Load or modify Silicon Module configurations
• Starting the Slave DSPs
The MDSP can send primitive lists to the Slave DSPs
• Start calibration histogramming
In general, primitives are executed once by the DSP
DSP software is versatile enough to handle new primitives
• These are simple and easy to write
Primitive replies (if any)
Stored inside of a special “reply” buffer






























Primitive List State Machine


























Text Buffer State Machine
Text Buffer reply: MDSP-to-Host and SDSP-to-MDSP














Primitives are typically executed once, Tasks execute ROD 
functions over an extended period of time
These operate independent of the Primitive Lists
• The ROD can still process Primitive Lists while various Tasks are running
Tasks start and stop by the Host (or MDSP) sending Primitives
• Run until they complete (or are halted manually)
Examples of tasks:
• Event Trapping Task (e.g., in preparation for calibration histogramming)
• Histogramming Task (issuance of triggers, processing and binning events)
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Pixel Calibration Scans
A couple of common Pixel Scans:
Threshold (on chip charge-injection for each individual pixel; scan the number of hits for each 
injected charge to obtain the discriminator threshold)
Noise (a threshold scan without charge injection to measure noise)
Threshold Scan result
shown for a 
single Pixel Module
Threshold for each pixel
(note the 16 FE ICs) 
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SCT Calibration Scans
Some of the commonly run SCT Calibration Scans:
Rx Threshold Test (optimize the Rx threshold value in the BOC data-receiver chip)
NMask Test (demonstrate that the chip mask register functions properly)
Pipeline Test (scan the chip pipeline for defects; stuck on or off)
Full Bypass Test (does the chip bypass feature function properly)
Noise Occupancy Test (a threshold scan without charge injection to measure noise)
Synchronous Trigger Noise Test (triggers distributed synchronously across the system)
N-Mask Scan result
shown for a 
single SCT Module
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ROD use during detector production / assembly
Calibration scans have been routinely used during module production
Verify module functionality before and after mounting or transport
Classification of modules
• Rank by the number of defects; only mount and install the very best
This phase also gave feedback to ROD developers (and still continues to!)
A few DSP software and FPGA Firmware problems have been uncovered this way
• Some unique bugs appeared when stressing the ROD with a full complement of modules 
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Cosmics Data-Taking
TRT/SCT combined run in May 2006
ROD performed well; successfully collected more than 400k events
Useful DAQ/Detector shake-down, data for efficiency and alignment studies
On-ROD Histogramming used for timing
in the SCT during cosmics running
(i.e., delay the signal by the correct amount)
Transmission Delay
(bunch-crossings)
Number of coincident hits
on top and bottom strips
Noise
SCT
Transition Radiation Tracker (TRT)
A total of 504 SCT Modules into 12 RODs were used 
during the combined cosmics data-taking run






The Silicon Read-Out Driver (ROD)
9U VME board hybrid of DSPs and FPGAs
• Primary functions: module configuration, trigger propagation and data formatting
• Secondary functions: module calibration and monitoring
~260 production boards have been assembled (~160 for Pixels and ~100 for the SCT)
• Many of these are now installed in their final crates inside of the ATLAS counting room 
The ROD has already been used extensively
During module production and detector assembly at various sites around the world
Test-beam runs at CERN (most recently Summer 2004)
Cosmics data taking during the combined TRT/SCT run in May 2006
• Soon with the Pixel Endcap!
Looking forward to larger-scale multi-crate tests
The SCT Barrels have been lowered into the ATLAS Collision Hall (testing in Winter 2006)
Focus of future work
Speeding up the DSP code (shorten the time taken for configuration and calibration scans)
Implementation of data-quality/detector monitoring during physics data-taking




SCT and TRT Detectors in the Collision Hall
Barrels inserted into the cryostat in late August 2006 
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SCT RODs in USA-15
Production RODs in their final location for ATLAS running
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The SCT Endcap
Module and Disk
29
The Pixel Endcap
Sector and Disks
